|
System | : | Linux MiraNet 3.0.0-14-generic-pae #23-Ubuntu SMP Mon Nov 21 22:07:10 UTC 2011 i686 |
Software | : | Apache. PHP/5.3.6-13ubuntu3.10 |
ID | : | uid=65534(nobody) gid=65534(nogroup) groups=65534(nogroup)
|
|
Safe Mode | : | OFF |
Open_Basedir | : | OFF |
Freespace | : | 20.71 GB of 70.42 GB (29.42%) |
|
MySQL: ON MSSQL: OFF Oracle: OFF PostgreSQL: OFF Curl: OFF Sockets: ON Fetch: OFF Wget: ON Perl: ON |
Disabled Functions: pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,
|
[ System Info ]
[ Processes ]
[ SQL Manager ]
[ Eval ]
[ Encoder ]
[ Mailer ]
[ Back Connection ]
[ Backdoor Server ]
[ Kernel Exploit Search ]
[ MD5 Decrypter ]
[ Reverse IP ]
[ Kill Shell ]
[ FTP Brute-Force ]
|
|
/
usr/
src/
linux-headers-3.0.0-14/
arch/
score/
include/
asm/
- drwxr-xr-x
|
Viewing file: scoreregs.h (1.36 KB) -rw-r--r--Select action/file-type:  ( +) |  ( +) |  ( +) | Code ( +) | Session ( +) |  ( +) | SDB ( +) |  ( +) |  ( +) |  ( +) |  ( +) |  ( +) |
#ifndef _ASM_SCORE_SCOREREGS_H #define _ASM_SCORE_SCOREREGS_H
#include <linux/linkage.h>
/* TIMER register */ #define TIME0BASE 0x96080000 #define P_TIMER0_CTRL (TIME0BASE + 0x00) #define P_TIMER0_CPP_CTRL (TIME0BASE + 0x04) #define P_TIMER0_PRELOAD (TIME0BASE + 0x08) #define P_TIMER0_CPP_REG (TIME0BASE + 0x0C) #define P_TIMER0_UPCNT (TIME0BASE + 0x10)
/* Timer Controller Register */ /* bit 0 Timer enable */ #define TMR_DISABLE 0x0000 #define TMR_ENABLE 0x0001
/* bit 1 Interrupt enable */ #define TMR_IE_DISABLE 0x0000 #define TMR_IE_ENABLE 0x0002
/* bit 2 Output enable */ #define TMR_OE_DISABLE 0x0004 #define TMR_OE_ENABLE 0x0000
/* bit4 Up/Down counting selection */ #define TMR_UD_DOWN 0x0000 #define TMR_UD_UP 0x0010
/* bit5 Up/Down counting control selection */ #define TMR_UDS_UD 0x0000 #define TMR_UDS_EXTUD 0x0020
/* bit6 Time output mode */ #define TMR_OM_TOGGLE 0x0000 #define TMR_OM_PILSE 0x0040
/* bit 8..9 External input active edge selection */ #define TMR_ES_PE 0x0000 #define TMR_ES_NE 0x0100 #define TMR_ES_BOTH 0x0200
/* bit 10..11 Operating mode */ #define TMR_M_FREE 0x0000 /* free running timer mode */ #define TMR_M_PERIODIC 0x0400 /* periodic timer mode */ #define TMR_M_FC 0x0800 /* free running counter mode */ #define TMR_M_PC 0x0c00 /* periodic counter mode */
#define SYSTEM_CLOCK (27*1000000/4) /* 27 MHz */ #endif /* _ASM_SCORE_SCOREREGS_H */
|