ELF84($!GNUwc٭a! ZuE|U]Ð&U]ǀǀ`fU]ÐU]u}p`É1҉lju!؋u]}]Í4$D$ D$D$؋u]}]Ðt&U]uÉ֍@`¸‰]1u]fUVSƍ@`ɸ1҃`1[^] UVSËx!1ɺtC1[^]Ë퍴&USË[]ÍUWVS ËօxIlj=EE ubu u Ń1 [^_]Í&M D$KL$$͍t&D$D$ $먍&L$D$!$뀍&MD$7L$$R'UWVSH8ƋUMEM싑M9&]+])9Nс9NˉMM]~-1f;]uM싁EM%MM9t M9MxE[^_]Ðt&EE[^_]Í&'US1˃Eˉ˃ƀEˉ˃ E˅t[]fUWVSËBEƒ0 w @U1Ut߁fC$$D$EVMEUE$UD$xtU[^_]ftMӍ&] Xt&U ]u}ÉƋ࿃@Dȃ]u}] USǀƒ ‰@ɀ@E E E[]fU$]u}‹8tUUǂ8<tUUǂ<XT u]u}]Ðt&HUUNjB(LEUEE &uEuE@EtUE$t$U]u}] UWVS$EMP1 P p`E8D 0P ,EEhES(ME܍E$UUuWD1ҋtAy 9t8U܋:…t-tUM$׉‹E艓d<$[^_]Ðt&D$D$($$[^_]fD$D$L$8렍'UWVSHƉdH@ \ ‹hHlPLT<XD$$ST1t%BprR<Rd[^_] U]u}1Ë@8Et9ljZu]u}]Í&H1L‹E<$EsL]u}]Ív)D$D$$U]uZ19Yt ]u]Ðs(92uQ$␍t&U]uB Ét5D$$1ǃf]u]fD$D$}$ύt&'Uu]ÐP|b]U]uËփփ!Ɖ]u]ÐUSǀǃ[]Í&'UWVS Å1U/1&U29tu֋C8UUt41ɉ4$9b [^_]Ð 1[^_]Í1 [^_]ÍU ]u}x8ËC,OuJ+M9NօHrM~KCPǃ]u}]Ít&C,1ɃCP둍vɉt~]u}]Ðt&D$D$D$ $Qu1ǃ}]]ø5&'U]uËփ Ɖ]u]ÍvU]Í&Ut `uǀk]É'UVSDH8@Å~#1t&rrsP9Dち5HvDtD$$֋@ǃ`ǃD[^]Í&U]u}Ë@8tYz tH$׋u4H#]u}]ÍÍ&U]u}ËΉ׃ƀuluLu,tD$`$]u}]Ðt&D$`$뽐D$`$띐D$`$z&'UVS?@=ts֋ ΁1[^]Íx딍t&yaT$ D$aD$$낍&L$ D$aD$$OUVS Ë@1=@ɾ@xbC1ɺ\$D$$x<ǃ غ01 [^]Ív!@VpI_t&pI)Gt&5fylt&USǀ@$tI1ɉD$$]ur[]Ít&C$벍'US Í"11҉~u"tYC []ÐD$D$$UWVS<x8E>E`ZEMQ,O҉ut'A,Eu@P))Љʁ9N%9‰N9u}EEMUк ǀ`IuU@E@15Euԋu苀uEuԉڋMED$$VEUED~`1U1ɉ}t&}1E{ %C}EU;MԉC EEESuC;MuUM싂8@D$$ST% Eq$@t M$֋ECCSU8Rd<[^_]ÍUD$D$D$ $EEǀ1<[^_]Ðt&E ǀ`U@EuЉuE@M1ҋuMu1)v, Es uC;UtG @ ;Uu Eԉ MuCK;UuE5}̋}@uԉ]ȉމE1Ð9u}̋]cEE1<[^_]Ë}D$D$,$1<[^_]ËuD$D$$1 uu&UWVS 11ЉE썃EE苃wCD$ D$D$BT$$ft u 끐 _&tE1u΋E"f؅tL ut ǃU1 [^_]Í&3 fUEuUWVS<ƍE$tpЀu 1ҸE` E t^ҁpq Ut&t`|$4$D$e@~`M1ɉUMǃǃU艋M䉃SMCC.ǃ CpSډC(AǃǀǀyE11[^_]UWVSx(Wt`‰ [^_]USx$@y []U@]pch_uartInvalid Baud(div=0x%x) Invalid parity(0x%x) Invalid bits(0x%x) Invalid STB(0x%x) CM-iTCInvalid Port Type(=%d) %s : PCH DMA is not Loaded. %s:Tx isn't started. (%lu) Error data in FIFO Framing Error Parity Error Overrun Error %s:Invalid FIFO SIZE(0x%x) %s:Invalid TRIGGER(0x%x) %s:dma_map_sg Failed %s:iid=%d (%lu) ttyPCH%s-pci_enable_device failed(ret=%d) %s:dma_request_channel FAILS(Tx) %s:dma_request_channel FAILS(Rx) /build/buildd/linux-3.0.0/include/linux/scatterlist.hRx overrun: dropping %u bytes PCH UART : Use PIO Mode (without DMA) pch_uart_hal_set_fifo Failed(ret=%d) %s:device_prep_slave_sg Failed  p?p?parmtype=default_baud:uintdescription=Intel EG20T PCH UART PCI Driverlicense=GPL v2srcversion=36C52815A0ED49EFAA5CD87depends=vermagic=3.0.0-12-generic-pae SMP mod_unload modversions 686 $pch_uart_pci_resumepch_uart_verify_portpch_uart_hal_set_fifo@ 8pch_uart_interruptdma_handle_txhandle_txpch_request_dmadefault_baud'()  #C_5)t \  < t SsHw Fmodule_layoutȇparam_ops_uinto{svpci_unregister_driverWuart_unregister_driver7__pci_register_driver*|uart_register_driver?sg_next[__kmallocث free_irqr request_threaded_irqh}jiffiesEuart_write_wakeupStty_flip_buffer_push$@_dev_infoLuart_add_one_port&mstrstrdmi_get_system_info__get_free_pages8kmem_cache_alloc_tracekmalloc_caches]dev_warnaStty_kref_putRtty_insert_flip_string_fixed_flag4tty_buffer_request_room 5tty_port_tty_get$Lmem_map×sg_init_tablek5x86_dma_fallback_devdma_alloc_from_coherent!s/__dma_request_channel=#pci_get_domain_bus_and_slot9Qqdma_release_from_coherent4hdma_ops\p?page_addressl \dma_release_channel5 ioread8[HAVtty_termios_encode_baud_rates@tty_termios_baud_rate_raw_spin_unlock_irqrestoreuart_update_timeoutp|X_raw_spin_lock_irqsave(Geuart_get_baud_rate'iowrite8]fxpci_iounmapX.pci_release_regions uart_suspend_portU=dev_errwuart_resume_port8pci_enable_devicespci_restore_stateL pci_set_power_stateV0)dev_get_drvdata9mcountS0P%p pp Pp@ pch_uartGCC: (Ubuntu/Linaro 4.6.1-9ubuntu3) 4.6.1GCC: (Ubuntu/Linaro 4.6.1-9ubuntu3) 4.6.1.symtab.strtab.shstrtab.note.gnu.build-id.rel.text.rel.text.unlikely.rel.devinit.text.rel.init.text.rel.exit.text.rodata.str1.1.rodata.str1.4.rel.smp_locks.rel__bug_table.modinfo.rel__param.devinit.rodata.rel__mcount_loc__versions.rel.data.rel.gnu.linkonce.this_module.bss.comment.note.GNU-stack4$2`. (Q"<8 W"ODK X "a=] X@"pTl X " {2mZ28! Y"! Y "!! (Y"" # $ @Y0"$ @4 pZ"5|  8["!<7&0<7V/77?t> #Z H    $@2PF$VeNz0QY* gN @! ap^/<LP ;Sb pp H `D u  0 ?3p 2D Q R[ j=Pp7Tx&7HaW@,ppsY=@t 8M f,|GV#y >   #6EWa|o  $:NYp= "<C_2F[c pch_uart_tx_emptypch_uart_stop_txpch_uart_typepch_uart_pci_resumepch_uart_driver__func__.28652pch_uart_pci_suspendpch_uart_pci_removepch_uart_request_portpch_uart_release_portpch_uart_hal_set_linepop_txpch_uart_set_mctrlpch_uart_set_termiosCSWTCH.93pch_uart_break_ctlpch_uart_get_mctrlpch_free_dmapch_request_dmafilter__func__.28327dma_handle_rxpch_dma_rx_completedma_push_rxpch_uart_init_port.isra.16drv_datpch_uart_opspch_uart_pci_probepch_uart_verify_port__func__.28610pch_uart_config_portpch_uart_hal_disable_interrupt.isra.20pch_uart_stop_rxhandle_rx_tohandle_tx__func__.28395pch_uart_hal_enable_interrupt.isra.21pch_uart_enable_mspch_uart_start_txpch_dma_tx_completepch_uart_err_ir.isra.23pch_uart_hal_set_fifo.constprop.31trigger_level_1trigger_level_256trigger_level_64trigger_level_16__func__.28237pch_uart_startup.part.28pch_uart_interruptdefault_baudpch_uart_startuppch_uart_shutdowndma_handle_tx__func__.28417__func__.28464pch_uart_module_initpch_uart_pci_driverpch_uart_module_exit__mod_default_baudtype1612__param_default_baud__param_str_default_baud__mod_description1611__mod_license1610pch_uart_pci_id__mod_srcversion90__module_depends____versions__mod_vermagic5dmi_get_system_infopci_save_statefree_irqdma_opsdev_get_drvdatauart_get_baud_rateparam_ops_uintpci_enable_devicepci_iomap__this_modulepci_choose_stateuart_resume_porttty_flip_buffer_pushdev_warntty_kref_putuart_register_driver__pci_register_drivercleanup_modulepci_request_regionskfreedma_release_channeltty_termios_baud_ratepci_set_power_statefree_pages_raw_spin_lock_irqsavekmem_cache_alloc_tracepci_unregister_driver__dma_request_channelinit_moduleiowrite8__get_free_pagesuart_suspend_port_dev_infodma_alloc_from_coherentrequest_threaded_irqdma_release_from_coherentstrstrpci_get_domain_bus_and_slottty_insert_flip_string_fixed_flagmcount_raw_spin_unlock_irqrestoredev_errpci_iounmappci_restore_stateioread8uart_remove_one_portjiffiesuart_update_timeouttty_buffer_request_roomuart_unregister_driverpci_release_regionsx86_dma_fallback_devsg_nexttty_termios_encode_baud_ratepci_disable_devicedev_set_drvdatapage_addressuart_add_one_portmem_mapuart_write_wakeupsg_init_table__kmallockmalloc_cachestty_port_tty_get$DI`l^wp~ae^y [dp6@^IN^kqrymlb*wwww&FNmy1wwq_{ror)GwPunnUq]}  Kuu]{Z b j     n   m       hB J g]    z    = P a wu     & ? R Y f` h awz.?wTt]Nm]hf 0@wgr.Twgwww&I|x$w>wSw}\'w]]$6z:]ip'rJp^ "5sQxfZv{~X^qm a+9 ic$j/4 t `   $(,048<@DHLPTX\`dhlptx|cHLPTXd $(,08<@DHP`dhlpvtk