ELFo4( GNUEx"ҷ{~U]RÍUS@`Ӌ@ @dCD1[] US@`Ӌ@ @t E Xf;tɉWBH 9|Gd$$$ $D$G D$$v'U1]Ív'U11]Í'U]uƋ@ 1҉ÉSC`C8]1u]ÐUWVSPE@ MĉM} Ep01EE0EE hEEE E@\@`F11}}1E1f9tHE]E<9^~x1ۅt&W\G`9~ӋMF uދW\G`9utjV ]EE< W\] W\G`W\9^MAxEQpUt]D$D$C $P[^_]ËW\G`.11밍t&UWVSDE@ X0ƅEĹ E}1F@EE8EEPE EF8;11҅ &F8{< <;9F8~HUĉFPEu;ECuED[^_]fED[^_]ËUD$D$B $멋UD$D$B $묍&'UWVSNj@ É   ` %) +`,1[^_]Í&u  +-1[^_]ÐUWVSË@ UƋ@0CdEtCt&D$C D$A$[^_]0ǀ  rt&$FvVF|FF F(C UuxU1҉~=D$C D$@$UU[^_]ÍvD$C D$ $[^_]Í&D$C D$$륍&D$C D$Y$[^_]Í&C AT$D$$11ɉ$$%$$$9$:$;$<$$N0t:M1uTtfFuUB UfB UB$UfBh$$U#D$C U$UD$C UD$d$UeD$뺍v'UWVS$p ËF M[M؀Zt ^tO t&EEKELEEEtHl $1[^_]ÐEEIEJEEE uӉ$1$[^_]ÍuU‹E(T U܉UM쉄C$ӹw$U$1$[^_]ÍvӉ$1$[^_]U$ډ]$U"$"EC$E(L ](D UL UܿMD]M!9t"uD$F $UD$D1$[^_]Ít&UZ(et&MDpt&Uu 1] USX 1[]UWVStЀuJG~ ډsFpC0$y ؉UUZY[^_]UStD$$ZY[]U]x&# wm8904wm8912@ @+.>"V]}D (27<Pd n x @^ P @H2DD--99. Eu XsT X)dY@GGpp<<==NNss??OO??w?w???????pp??p.p.(p.3p. >p.@I PXPIXI^.`u..... 1.@B`Sg.z /@` /`  &@/7/R/d0   @00  01  b0 %/Zp@^pLSZclht@1112@22&&  &77  7RRRddd&7RdPPPPI/ ///X@@%@@XL/S/Z@c@tltltt % %}D@B@B`PdK./&Xd(,&22R23 3<3X3$t3/3A33344..//  ====System clock not configured Unknown FLL ID %d EQ ModeDRC ModeUnknown device type %d Failed to set cache I/O: %d DCVDDDBVDDAVDDCPVDDMICVDDFailed to read ID register revision %c Failed to issue reset DC servo timed out wm8904-codecwm8904-hifiCapturePlaybackEQ1 VolumeEQ2 VolumeEQ3 VolumeEQ4 VolumeEQ5 VolumeSYSCLKCLK_DSPTOCLKDigital Capture VolumeLeft Caputure ModeRight Capture ModeCapture VolumeCapture SwitchHigh Pass Filter SwitchHigh Pass Filter ModeADC 128x OSR SwitchDigital Playback Boost VolumeDigital Playback VolumeHeadphone VolumeHeadphone SwitchHeadphone ZC SwitchLine Output VolumeLine Output SwitchLine Output ZC SwitchEQ SwitchDRC SwitchDRC PathDAC OSRx2 SwitchDAC Deemphasis SwitchDigital Sidetone VolumeIN1LIN1RIN2LIN2RIN3LIN3RMICBIASLeft Capture MuxLeft Capture Inverting MuxRight Capture MuxRight Capture Inverting MuxLeft Capture PGARight Capture PGAADCLADCRAIFOUTL MuxAIFOUTR MuxAIFOUTLAIFOUTRAIFINLAIFINRDACL MuxDACR MuxDACLDACRCharge pumpHPL PGAHPR PGALINEL PGALINER PGAHeadphone OutputLine OutputHPOUTLHPOUTRLINEOUTLLINEOUTRClass GLeft BypassRight BypassLeft SidetoneRight SidetoneHPL MuxHPR MuxLINEL MuxLINER MuxLeftRightDACBypassLeft Capture Inveting MuxRight Capture Inveting MuxAIFINL MuxAIFINR MuxLeft Sidetone MuxRight Sidetone MuxSingle-EndedDifferential LineDifferential MicHi-fiVoice 1Voice 2Voice 3ADCNone<3>Can't scale %dMHz input down to <=13.5MHz <3>Unable to find FLL_OUTDIV for Fout=%uHz <3>Unable to find FLL_FRATIO for Fref=%uHz Failed to enable supplies: %d Failed to add ReTune Mobile control: %d Failed to allocate %d DRC config texts Failed to add DRC mode control: %d Failed to request supplies: %d Device is not a WM8904, ID is %x Failed to read device revision: %d /build/buildd/linux-3.0.0/sound/soc/codecs/wm8904.c<3>Failed to register wm8904 I2C driver: %d Klicense=GPLauthor=Mark Brown description=ASoC WM8904 driversrcversion=A2B4C43CACBB498351860C9alias=i2c:wm8912alias=i2c:wm8904depends=snd-soc-core,sndvermagic=3.0.0-12-generic-pae SMP mod_unload modversions 686 $Tl,) i ,y6y3Fmodule_layoutkmalloc_caches[__kmallocmsleepqsnd_soc_params_to_bclkM`snd_soc_put_volsw_2rFG7snd_soc_get_volsw_2rsnd_soc_dapm_get_enum_doubleldev_set_drvdatai2c_del_driver__const_udelaya'snd_soc_dapm_new_controlsLasnd_soc_put_volswF]vsnd_soc_get_volswZ%strcmp!;regulator_bulk_enable:!snd_soc_info_enum_doubleȒTsnd_soc_dapm_add_routesBsnd_soc_read |   ) / G ` w 3        - G N a u |          + E T H k z        wm8904_volatile_registerwm8904_accesswm8904_i2c_removewm8904_get_retune_mobile_enumwm8904_get_drc_enumwm8904_get_deemphwm8904_set_deemphdeemph_settingswm8904_put_deemphwm8904_digital_mutewm8904_set_tdm_slotwm8904_set_fmtsysclk_eventwm8904_set_drcwm8904_put_drc_enumwm8904_configure_clockingwm8904_set_sysclkwm8904_set_retune_mobilewm8904_hw_paramsclk_sys_ratessample_ratesbclk_divswm8904_put_retune_mobile_enumfll_factorsfll_fratioswm8904_set_fllwm8904_set_bias_levelwm8904_regwm8904_resumewm8904_suspendwm8904_removewm8904_handle_retune_mobile_pdatawm8904_handle_pdatawm8904_eq_controlswm8904_add_widgetswm8904_core_dapm_widgetscore_interconwm8904_adc_snd_controlswm8904_dac_snd_controlswm8904_snd_controlswm8904_adc_dapm_widgetswm8904_dac_dapm_widgetswm8904_dapm_widgetsadc_intercondac_interconwm8904_interconwm8912_interconwm8904_probewm8904_daiout_pga_eventwm8904_i2c_probesoc_codec_dev_wm8904cp_eventwm8904_modinitwm8904_i2c_driverwm8904_exit__mod_license2602__mod_author2601__mod_description2600wm8904_i2c_idwm8904_dai_opseq_tlv__compound_literal.17__compound_literal.18__compound_literal.19__compound_literal.20__compound_literal.21digital_tlv__compound_literal.0lin_moderin_mode__compound_literal.1__compound_literal.2__compound_literal.3hpf_mode__compound_literal.4dac_boost_tlv__compound_literal.5__compound_literal.6out_tlv__compound_literal.7__compound_literal.8__compound_literal.9__compound_literal.10__compound_literal.11__compound_literal.12__compound_literal.13__compound_literal.14drc_path__compound_literal.15sidetone_tlv__compound_literal.16lin_muxlin_inv_muxrin_muxrin_inv_muxaifoutl_muxaifoutr_muxaifinl_muxaifinr_muxdacl_sidetone_muxdacr_sidetone_muxhpl_muxhpr_muxlinel_muxliner_muxinput_mode_texthpf_mode_textdrc_path_textlin_enumlin_inv_enumrin_enumrin_inv_enumaifoutl_enumaifoutr_enumaifinl_enumaifinr_enumdacl_sidetone_enumdacr_sidetone_enumhpl_enumhpr_enumlinel_enumliner_enumlin_textrin_textaif_textsidetone_textout_mux_text__mod_srcversion77__mod_alias75__mod_alias74__module_depends____versions__mod_vermagic5snd_soc_dapm_put_enum_doublesnd_soc_writekreallocdev_get_drvdatasnd_soc_register_codecsnd_soc_add_controls__this_moduleregulator_bulk_freedev_warncleanup_modulekfreesnd_soc_put_enum_doublesnd_soc_unregister_codeckmem_cache_alloc_traceinit_modulesnd_soc_dapm_new_widgetssnd_soc_codec_set_cache_iosnd_soc_info_volsw_2rregulator_bulk_disablesnd_soc_get_enum_double_dev_infoi2c_register_driversnd_soc_info_volswsnd_ctl_boolean_mono_infomcountregulator_bulk_getsnd_soc_update_bitsprintkdev_errsnd_soc_calc_bclksnd_soc_info_enum_extsnd_soc_readsnd_soc_dapm_add_routessnd_soc_info_enum_doubleregulator_bulk_enablestrcmpsnd_soc_get_volswsnd_soc_put_volswsnd_soc_dapm_new_controls__const_udelay__mod_i2c_device_tablei2c_del_driverdev_set_drvdatasnd_soc_dapm_get_enum_doublesnd_soc_get_volsw_2rsnd_soc_put_volsw_2rsnd_soc_params_to_bclkmsleep__kmallockmalloc_caches%2UbLmzpMa*L}-:<S% *:k/ b    5 < _ w     * j      . 7 L S    L [      Rrx C[!/_w-7OW_z:Y4;BIV 7GQZdk&CJT[elv}$5?HOVfy#;C`|)AYq*FN`z4\r4Hv#4C !DINeu #(    $(,<LPTX\l||,<@DHL\lpt| ,04<L\`dl|  $(,<LPT\l| ,<@DL\lpt|,<@DHLd<X 0xtL$l\ 4   !L!x!!P""(#h###$l$$D%%0&&'P't'''((L((()$)l)))))))))))))))))))****** *$*(*0*4*8*@*D*H*P*T*X*`*h*p*x*********************++++ +$+(+0+4+8+@+H+P+T+X+`+d+h+p+x+++++++++++++++++,,,, ,(,0,8,@,H,`,d,h,p,t,x,,,,,,,,,,,,,,,,,,,------ -$-(-0-4-8-@-D-H-P-T-X-`-d-h-p-t-x-----------------.../L/\/`/d/l/////////// 00 0$0,0L0\0`0d0l00000000000 11 1$1,1L1\1`1d1l11111111111 22 2$2,2L2\2`2d2l222222222303L3h3333334,4   $(,048<@DHLPTX\`dhlp (0` @t