ELFO4( GNUq1SYX/ hUWVS A,ӉE@ MEUB(x4C$uF0F 6F<FBC t4D$C D$$[^_]Í&11҉1v`f Q ufIz5Cd غ[^_]Í&D$C D$$[^_]Í&D$C D$H$t&D$C MD$e$M&U ]u}X,lj֋C MEuK$ $EUP$]1u}]Ívt+Gt$D$$]u}]f$US1[]USX 1[]USt,Ѐ[]UWVSVt7 `$y[[^_]UWVSRt4`$y_[^_]UStD$$ tD$$<Y[[]U]xpwm8985}]>.@ (<Px P@,,,,,28 2 39999 6745-. @`2EVhq 4@`DT#d3 O@j`lt @`-HWo @0 `(D` |+6CNYdox    @ +< N-_.q  < +qq<<<_<$++.+N+:_NDNZfNZpll_factors ]XPX6"d2PKd2ddd$,$, (Pd8@8P8`p)   @`fNZD N Z@ :` . $  P,Unsupported word length %u Unknown dai format DCVDDDBVDDAVDD1AVDD2Failed to set cache i/o: %d Failed to issue reset: %d Unknown clock source %d wm8985wm8985-hifiCapturePlaybackDigital Loopback SwitchALC Capture FunctionALC Capture Max VolumeALC Capture Min VolumeALC Capture Target VolumeALC Capture AttackALC Capture HoldALC Capture DecayALC ModeALC Capture NG SwitchALC Capture NG ThresholdCapture VolumeCapture PGA ZC SwitchCapture PGA VolumeCapture PGA Boost VolumeADC Inversion SwitchADC 128x Oversampling SwitchPlayback VolumeDAC Playback Limiter SwitchDAC Playback Limiter DecayDAC Playback Limiter AttackDAC Inversion SwitchDAC Auto Mute SwitchDAC 128x Oversampling SwitchHeadphone Playback VolumeHeadphone Playback ZC SwitchHeadphone SwitchSpeaker Playback VolumeSpeaker Playback ZC SwitchSpeaker SwitchHigh Pass Filter SwitchHigh Pass Filter ModeHigh Pass Filter CutoffAux Bypass VolumeInput PGA Bypass VolumeEqualizer FunctionEQ1 CutoffEQ1 VolumeEQ2 BandwithEQ2 CutoffEQ2 VolumeEQ3 BandwithEQ3 CutoffEQ3 VolumeEQ4 BandwithEQ4 CutoffEQ4 VolumeEQ5 CutoffEQ5 Volume3D DepthSpeaker ModeLeft DACLeft PlaybackRight DACRight PlaybackLeft ADCLeft CaptureRight ADCRight CaptureLeft Output MixerRight Output MixerLeft Input MixerRight Input MixerLeft Boost MixerRight Boost MixerLeft Capture PGARight Capture PGALeft Headphone OutRight Headphone OutLeft Speaker OutRight Speaker OutMic BiasLINLIPRINRIPAUXLAUXRL2R2HPLHPRSPKLSPKRPCM SwitchAux SwitchLine SwitchAUXR VolumeR2 VolumeAUXL VolumeL2 VolumeR2 SwitchMicN SwitchMicP SwitchL2 SwitchOffRightLeftStereoALCLimiterAudioApplication80Hz105Hz135Hz175HzNarrowWide230Hz300Hz385Hz500Hz650Hz850Hz1.1kHz1.4kHz1.8kHz2.4kHz3.2kHz4.1kHz5.3kHz6.9kHz9kHz11.7kHz6.67%13.3%20%26.7%33.3%40%46.6%53.3%60%66.7%73.3%80%86.7%93.3%100%Class A/BClass DUnable to configure MCLK ratio %u/%u No matching BCLK divider found Unknown master/slave configuration Unknown polarity configuration <3>%s: WM8985 N value is not within the recommended range: %lu Failed to enable supplies: %d Failed to request supplies: %d <3>Failed to register wm8985 I2C driver: %d <3>Failed to register wm8985 SPI driver: %d DAC Playback Limiter ThresholdDAC Playback Limiter Boost Volumelicense=GPLauthor=Dimitris Papastamos description=ASoC WM8985 driversrcversion=FA21904927B5E4044573022alias=i2c:wm8985depends=snd-soc-corevermagic=3.0.0-12-generic-pae SMP mod_unload modversions 686 O/ 4 i ? Fmodule_layoutkmalloc_cachesmsleepqsnd_soc_params_to_bclkM`snd_soc_put_volsw_2rFG7snd_soc_get_volsw_2rldev_set_drvdatai2c_del_driver_$snd_soc_dapm_get_volswa'snd_soc_dapm_new_controlsLasnd_soc_put_volswF]vsnd_soc_get_volsw!;regulator_bulk_enable:!snd_soc_info_enum_doubleȒTsnd_soc_dapm_add_routesBsnd_soc_read@ S` iDu T   d   @ %` ;tJ `n      @ `  & < R ht   @ ` (D   `'|2 HOZ p{ @ ` ` '8 D(T8_@oP`p@    @ ` - C Y o   @ `    ) g#< J [ h >  x      |     % > U Q a |         + ? F N d q        0$ 3 C X m   wm8985_spi_removewm8985_i2c_removewm8985_hw_paramssratesfs_ratiosbclk_divswm8985_dac_mutewm8985_set_fmtwm8985_set_pll__func__.28546wm8985_set_bias_levelwm8985_reg_defswm8985_resumewm8985_suspendwm8985_removeeqmode_puteqmode_getwm8985_probevolume_update_regswm8985_snd_controlswm8985_dapm_widgetsaudio_mapwm8985_set_sysclkkzalloc.constprop.3wm8985_i2c_probewm8985_daisoc_codec_dev_wm8985wm8985_spi_probewm8985_modinitwm8985_i2c_driverwm8985_spi_driverwm8985_exit__mod_license1192__mod_author1191__mod_description1190wm8985_i2c_idwm8985_dai_ops__compound_literal.0alc_selalc_max_tlv__compound_literal.1alc_min_tlv__compound_literal.2alc_tar_tlv__compound_literal.3__compound_literal.4__compound_literal.5__compound_literal.6alc_mode__compound_literal.7__compound_literal.8adc_tlv__compound_literal.9__compound_literal.10pga_vol_tlv__compound_literal.11pga_boost_tlv__compound_literal.12__compound_literal.13__compound_literal.14dac_tlv__compound_literal.15__compound_literal.16__compound_literal.17__compound_literal.18lim_thresh_tlv__compound_literal.19lim_boost_tlv__compound_literal.20__compound_literal.21__compound_literal.22__compound_literal.23out_tlv__compound_literal.24__compound_literal.25__compound_literal.26__compound_literal.27__compound_literal.28__compound_literal.29__compound_literal.30filter_mode__compound_literal.31aux_tlv__compound_literal.32bypass_tlv__compound_literal.33eqmodeeq1_cutoffeq_tlv__compound_literal.34eq2_bweq2_cutoff__compound_literal.35eq3_bweq3_cutoff__compound_literal.36eq4_bweq4_cutoff__compound_literal.37eq5_cutoff__compound_literal.38depth_3dspeaker_modeleft_out_mixerright_out_mixerleft_input_mixerright_input_mixerleft_boost_mixerright_boost_mixeralc_sel_textalc_mode_textfilter_mode_texteqmode_texteq1_cutoff_texteq_bw_texteq2_cutoff_texteq3_cutoff_texteq4_cutoff_texteq5_cutoff_textdepth_3d_textspeaker_mode_text__compound_literal.39__compound_literal.40__compound_literal.41__compound_literal.42__compound_literal.43__compound_literal.44__compound_literal.45__compound_literal.46__compound_literal.47__compound_literal.48__compound_literal.49__compound_literal.50boost_tlv__compound_literal.51__compound_literal.52__compound_literal.53__compound_literal.54__mod_srcversion69__mod_alias67__module_depends____versions__mod_vermagic5snd_soc_writedev_get_drvdatasnd_soc_register_codecspi_register_driversnd_soc_add_controls__this_moduleregulator_bulk_freecleanup_modulekfreesnd_soc_put_enum_doublesnd_soc_unregister_codeckmem_cache_alloc_traceinit_modulesnd_soc_codec_set_cache_iosnd_soc_info_volsw_2rregulator_bulk_disablesnd_soc_get_enum_doublei2c_register_driversnd_soc_info_volswsnd_soc_dapm_put_volswmcountdriver_unregisterregulator_bulk_getsnd_soc_update_bitsprintkdev_errsnd_soc_info_enum_extsnd_soc_readsnd_soc_dapm_add_routessnd_soc_info_enum_doubleregulator_bulk_enablesnd_soc_get_volswsnd_soc_put_volswsnd_soc_dapm_new_controlssnd_soc_dapm_get_volsw__mod_i2c_device_tablei2c_del_driverdev_set_drvdatasnd_soc_get_volsw_2rsnd_soc_put_volsw_2rsnd_soc_params_to_bclkmsleepkmalloc_caches 'U`0[x<-OW7?=%*P\)G0:Rj 0 P u        5 D j t            ; T m w ~          @ R q     &-2 %',1?Lg| !&+0AF    $(,<LPTX\l| ,<@DL\lpt| ,048<L\`dhl|  $,<LPT\l| ,<@DL\lpt| ,048<L\`dl|  $,<LPTX\l|     , < @ D L \ l p t |                  , 0 4 8 < L \ ` d l |                   $ ( , < L P T \ l |        |    T   ,tLpH d<X0t $(048@HPX`hpx (048@HPX`dhptx( 8TpL\`dl| ,04<L\`dl ,<@DL\lpt| ,<@DHL\lptx|  $(,0 (0`0@`|  $(,048<@DHLPTX\`dhlptx|t